## **CLAIMS**

- 1. A circuit design method executed by a computer for designing a processing circuit for processing on a finite field comprising:
- a first step of obtaining a first primitive root  $\alpha_1$  on the basis of a first polynomial for a first extension from a first finite field to a second finite field;
- a second step of obtaining a second primitive

  root α<sub>2</sub> on the basis of a second polynomial for a second
  extension from said second finite field to a third finite
  field, in which a coefficient of a 0-th term is defined
  using said first primitive root α<sub>1</sub> obtained in said first
  step and the coefficient of the 0-th term of said first
  polynomial;
  - a third step of defining the processing on said third finite field using a base expressed using said second primitive root  $\alpha_2$  obtained in said second step; and
- a fourth step of designing a processing circuit for the related processing on the basis of the processing defined in said third step.
  - 2. A circuit design method as set forth in claim 1, wherein when:
- said first finite field is an extension of an

extension order n from a finite set Fq,

10

said second finite field is a first extension of an extension order  $l_1$  from said first finite field, said third finite field is a second extension of an extension order  $l_2$  from said second finite field, and

defining the processing on said third finite field shown by the following (1-2) of the order shown by the following (1-1) in the third step, the method obtains said first primitive root  $\alpha_1$  on the basis of the following (1-3) in the first step and obtains said second primitive root  $\alpha_2$  on the basis of the following (1-4) in the second step:

 $q^{n\cdot\ell_1\cdot\ell_2}$  (q=p<sup>m</sup>, p: prime number, n, l<sub>1</sub>, l<sub>2</sub>, m: natural numbers) (1-1)

$$L: = F_{q^{n \cdot \ell_1 \cdot \ell_2}} \tag{1-2}$$

 $\alpha_1: \alpha_1^{\prime_1} - \alpha_1 + c = 0, \quad X^{\prime_1} - X + c \in F[X], Irreducible$ (1-3)

$$\alpha_2: \alpha_2^{\prime_2} - \alpha_2 + a = 0, \quad a = c^{-1} \cdot \alpha_1^{\prime} \cdot \exists i \in \mathbb{Z},$$
 
$$s.t. X^{\prime_2} - X + a \in K[X], \text{ Irreducible}$$

20 (1-4)

A circuit design method as set forth in claim 2, wherein, when said extension orders  $l_1$  and  $l_2$  are both q, the method

obtains said first primitive root  $\alpha_1$  on the basis of the following (1-5), (1-5a) in the first step and

obtains said second primitive root  $\alpha_2$  on the basis of the following (1-6) in the second step:

$$\alpha_1:\alpha_1^q-\alpha_1+c=0, \quad \exists c\in Fs.t.Tr_{F_q}^F(c)\neq 0$$

(1-5)

$$Tr_{F_q}^F(c) := c + c^q + c^{q^2}$$
  $c^{q^3} + \cdots + c^{q^{n-1}}$ 

5

10

(1-5a)

$$\alpha_2: \alpha_2^q - \alpha_2 + a = 0, \quad \exists a = c^{-1} \cdot \alpha_1^r \in K,$$

$$i \in Zs.t. Tr_{F_a}^K(\alpha_1^r) \neq 0,$$

(1-6)

A circuit design method as set forth in claim 1,
 further comprising:

defining processing on said third finite field using processing on said second finite field in said third step and

designing a first processing circuit for

processing on said second finite field used in said third

step and designing a second processing circuit for

processing on said third finite field using said first

processing circuit.

15

20

25

- 5. A circuit design method as set forth in claim 4, further comprising defining processing on said third finite field using processing on said second finite field multiplying a coefficient of the 0-th term of said second polynomial in said third step.
- 6. A circuit design apparatus for designing a processing circuit for processing on a finite field comprising:
- a first means for obtaining a first primitive root  $\alpha_1$  on the basis of a first polynomial for a first extension from a first finite field to a second finite field;
- a second means for obtaining a second primitive root  $\alpha_2$  on the basis of a second polynomial for a second extension from said second finite field to a third finite field, in which a coefficient of a 0-th term is defined using said first primitive root  $\alpha_1$  obtained by said first means and the coefficient of the 0-th term of said first polynomial;
  - a third means for defining processing on said third finite field using a base expressed using said second primitive root  $\alpha_2$  obtained by said second means; and
    - a fourth means for designing a processing

circuit for the related processing on the basis of the processing defined by said third means.

- A program executed by the circuit design apparatus for designing a processing circuit for
   processing on a finite field comprising:
  - a first routine of obtaining a first primitive root  $\alpha_1$  on the basis of a first polynomial for a first extension from a first finite field to a second finite field;
- a second routine of obtaining a second primitive root  $\alpha_2$  on the basis of a second polynomial for a second extension from said second finite field to a third finite field, in which a coefficient of a 0-th term is defined using said first primitive root  $\alpha_1$  obtained in said first routine and the coefficient of the 0-th term of said first polynomial;
  - a third routine of defining processing on said third finite field using a base expressed using said second primitive root  $\alpha_2$  obtained in said second routine;
  - a fourth routine of designing a processing circuit for the related processing on the basis of the processing defined in said third routine.

20